English
Català
Čeština
Deutsch
Español
Français
Gàidhlig
Italiano
Latviešu
Magyar
Nederlands
Polski
Português
Português do Brasil
Suomi
Svenska
Türkçe
Tiếng Việt
Қазақ
বাংলা
हिंदी
Ελληνικά
Yкраї́нська
Log In
Email address
Password
Log in
Have you forgotten your password?
Communities & Collections
All of DSpace
Statistics
English
Català
Čeština
Deutsch
Español
Français
Gàidhlig
Italiano
Latviešu
Magyar
Nederlands
Polski
Português
Português do Brasil
Suomi
Svenska
Türkçe
Tiếng Việt
Қазақ
বাংলা
हिंदी
Ελληνικά
Yкраї́нська
Log In
Email address
Password
Log in
Have you forgotten your password?
Home
Research Repository
Master's Thesis
Electronics and Communication Engineering
Comprehensive Analysis of SoC Physical Design Quality with Timing, Power Integrity, and PVT Variability Considerations
Comprehensive Analysis of SoC Physical Design Quality with Timing, Power Integrity, and PVT Variability Considerations
Loading...
Files
Himanshu_Thesis_2424204 - Himanshu Gandhi (1).pdf
(1.23 MB)
Date
2026
Authors
Gandhi, Himanshu
Journal Title
Journal ISSN
Volume Title
Publisher
National Institute of Technology, Silchar
Abstract
Description
Keywords
Citation
URI
http://nits.ndl.gov.in/handle/123456789/106
Collections
Electronics and Communication Engineering
Full item page